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Abstract—The design of systems implementing low precision
neural networks with emerging memories such as resistive
random access memory (RRAM) is a major lead for reducing the
energy consumption of artificial intelligence (AI). Multiple works
have for example proposed in-memory architectures to implement
low power binarized neural networks. These simple neural net-
works, where synaptic weights and neuronal activations assume
binary values, can indeed approach state-of-the-art performance
on vision tasks. In this work, we revisit one of these architectures
where synapses are implemented in a differential fashion to
reduce bit errors, and synaptic weights are read using precharge
sense amplifiers. Based on experimental measurements on a
hybrid 130 nm CMOS/RRAM chip and on circuit simulation,
we show that the same memory array architecture can be used
to implement ternary weights instead of binary weights, and that
this technique is particularly appropriate if the sense amplifier is
operated in near-threshold regime. We also show based on neural
network simulation on the CIFAR-10 image recognition task
that going from binary to ternary neural networks significantly
increases neural network performance. These results highlight
that AI circuits function may sometimes be revisited when
operated in low power regimes.
I. INTRODUCTION
Artificial Intelligence has made tremendous progress in
recent years due to the development of deep neural networks.
Its deployment at the edge, however, is currently limited by the
high power consumption of the associated algorithms [1]. Low
precision neural networks are currently emerging as a solution,
as they allow the development of low power consumption
hardware specialized on deep learning inference [2]. The most
extreme case of low precision neural network, the Binarized
Neural Network (BNN), also called XNOR-NET, is receiving
special attention as it is particularly efficient for hardware im-
plementation: both synaptic weights and neuronal activations
assume only binary values [3], [4]. Remarkably, this type of
neural network can approach near-state-of-the-art performance
on vision tasks [5]. One particularly investigated lead is
to fabricate hardware BNNs with emerging memories such
as resistive RAM or memristors [6]–[13]. The low memory
requirements of BNNs, as well as their reliance on simple
arithmetic operations, make them indeed particularly adapted
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for “in-memory” or “near-memory” computing approaches,
which achieve superior energy-efficiency by avoiding the von-
Neumann bottleneck entirely.
In this work, we revisit one of this hardware developed for
the energy-efficient in-memory implementation of BNNs [6],
where the synaptic weights are implemented in a differential
fashion. We show that it can be extended to a more complex
form of low precision neural networks, ternary neural network
[14] (TNN, also called Gated XNOR-NET, or GXNOR-NET
[15]), where both synaptic weights and neuronal activations
assume ternary values. The contribution of this work is as fol-
lows. After presenting the background of the work (section II):
• We demonstrate experimentally on a fabricated 130 nm
RRAM/CMOS hybrid chip a strategy for implementing
ternary weights using a precharge sense amplifier, which
is particularly appropriate when the sense amplifier is
operated in the near-threshold regime (sec. III).
• We carry simulations to show the superiority of TNNs
over BNNs on the canonical CIFAR-10 vision task, and
evidence the error resilience of hardware TNNs (sec. IV).
II. BACKGROUND
The main equation in conventional neural networks is the
computation of the neuronal activation Aj = f (
∑
iWjiXi) ,
where Aj , the synaptic weights Wji and input neuronal
activations Xi assume real values, and f is a non-linear
activation function. BNNs are a considerable simplification of
conventional neural networks, in which all neuronal activations
(Aj , Xi) and synaptic weights Wji can only take binary values
meaning +1 and −1. Neuronal activation then becomes:
Aj = sign
(∑
i
XNOR (Wji, Xi) − Tj
)
, (1)
where sign is the sign function, Tj is a threshold associated
with the neuron, and the XNOR operation is defined in
Table I. Training BNNs is a relatively sophisticated operation,
during which synapses need to be associated with a real value
in addition to their binary value. Once training is finished,
these real values can be discarded and the neural network is
entirely binarized. Due to their reduced memory requirements,
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TABLE I
TRUTH TABLES OF THE XNOR AND GXNOR GATES
Wji Xi XNOR
−1 −1 1
−1 1 −1
1 −1 −1
1 1 1
Wji Xi GXNOR
−1 −1 1
−1 1 −1
1 −1 −1
1 1 1
0 X 0
X 0 0
and reliance on simple arithmetic operations, BNNs are espe-
cially appropriate for in- or near- memory implementations.
In particular, multiple groups investigate the implementation
of BNN inference with resistive memory tightly integrated
at the core of CMOS [6]–[13]. Usually, resistive memory
stores the synaptic weights Wji. However, this comes with a
significant challenge: resistive memory is prone to bit errors,
and in digital applications, is typically used with strong error
correcting codes (ECC). ECC, which requires large decoding
circuit [16], goes against the principles of in- or near- memory
computing. For this reason, [6] proposes a two-transistor/two-
resistor (2T2R) structure, which reduces resistive memory
bit errors, without the need of ECC decoding circuit, by
storing synaptic weights in a differential fashion. This allows
for extremely efficient implementation of BNNs, and to use
the resistive memory devices in very favorable programming
conditions (low energy, high endurance).
In this work, we show that the same architecture may be
used for a generalization of BNNs, TNNs 1, where neuronal
activations and synaptic weights Aj , Xi and Wji can now as-
sume three values: +1, −1 and 0. Equation (1) now becomes:
Aj = φ
(∑
i
GXNOR (Wji, Xi) − Tj
)
; (2)
GXNOR is the “gated” XNOR operation that realizes the
product between numbers with values +1, −1 and 0 (Table I).
φ is an activation function that outputs +1 if its input is greater
than a threshold ∆, −1 if the input is lesser than −∆ and 0
otherwise. We show experimentally and by circuit simulation
in sec. III how the 2T2R BNN architecture can be extended
to TNNs with practically no overhead, and in sec. IV the
corresponding benefits in terms of neural network accuracy.
III. THE OPERATION OF A PRECHARGE SENSE AMPLIFIER
CAN PROVIDE TERNARY WEIGHTS
In this work, we use the architecture of [6], where synap-
tic weights are stored in a differential fashion. Each bit is
implemented using two devices programmed either as low
resistance state (LRS)/high resistance state (HRS) to mean
weight +1 or HRS/LRS to mean weight −1. Fig. 1 presents
the test chip used for the experiments. This chip cointegrates
130nm CMOS and resistive memory in the back-end-of-line,
1 In the literature, the name “Ternary Neural Networks” is sometimes also
used to refer to neural networks where the synaptic weights are ternarized,
but the neuronal activations remains real or integer [17], [18].
Fig. 1. (a) Electron microscopy image of a hafnium oxide resistive memory
cell (RRAM) integrated in the backend-of-line of a 130nm CMOS process.
(b) Photograph and (c) simplified schematic of the hybrid CMOS/RRAM test
chip characterized in this work.
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Fig. 2. Schematic of the precharge sense amplifier fabricated in the test chip.
between levels four and five of metal. The resistive memory
cells are based on 10nm thick hafnium oxide (Fig. 1(a)). Our
experiments are based on a kilobit array incorporating all sense
and periphery circuitry (Fig. 1(b-c)). The synaptic weights
are read using the onchip precharge sense amplifier (PCSA)
presented in Fig. 2, initially proposed in [19]. Fig. 3(a) shows
an electrical simulation of this circuit to explain its working
principle. These simulations are presented in the commercial
130nm technology used in our test chip, with a near-threshold
supply voltage of 0.6V [20] (the nominal voltage in this
process is 1.2V). In a first phase (SEN=0), the outputs Q and
Qb are precharged to the supply voltage VDD. In the second
phase (SEN=VDD), each branch starts to discharge to the
ground. The branch that has the resistive memory (BL or BLb)
with lowest electrical resistance discharges faster and causes
its associated inverter to drive the output of the other inverter
to the supply voltage. At the end of the process, the two
outputs are therefore complementary, and can be used to tell
which resistive memory has highest resistance and therefore
the synaptic weight. We observed that the convergence speed
of a PCSA depends heavily on the resistance state of the two
resistive memories. This effect is particularly magnified when
the PCSA is used in near-threshold operation, as presented
here. Fig. 3(b) shows a simulation where the two devices BL
and BLb were programmed in the HRS. We see that the two
outputs converge to complementary values in 200ns, whereas
Fig. 3. Circuit simulation of the precharge sense amplifier of Fig. 2 with a
near-threshold supply voltage of 0.6V, if the two devices are programmed
in an (a) LRS / HRS (20kΩ/350kΩ) or (b) HRS/HRS (320kΩ/350kΩ)
configuration.
only 50ns were necessary in Fig. 3(a), where the devices
are programmed in complementary LRS/HRS states. These
first simulations suggest a technique for implementing ternary
weights using the memory array of our test chip. Similarly to
when this array is used to implement BNN, we propose to
program the devices in the LRS/HRS configuration to mean
the synaptic weight 1, and HRS/LRS to mean the synaptic
weight −1. Additionally, we use the HRS/HRS configuration
to mean synaptic 0, while the LRS/LRS configuration is
avoided. The sense operation is performed during a duration
of 70ns. If at the end of this period, outputs Q and Qb have
differentiated and the output of the XOR gate is therefore 1,
output Q determines the synaptic weight (1 or −1). Otherwise,
output of the XOR gate is 0 and the weight is determined to
be 0.
Experimental measurements on our test chip confirm that
the PCSA can be used in this fashion. We first focus on one
synapse of the memory array. We program one of the two
devices (BLb) to a resistance of 105Ω. We then program its
complementary device BL to several resistance values, and
for each of them perform 100 read operations of duration
50ns, using an onchip PCSA operated in near-threshold. Fig. 4
plots the probability that the sense amplifier has converged
during the read time. In 50ns, the read operation is only
converged if the resistance of the BL device is significantly
lower than 100kΩ. To evaluate this behavior in a wider range
of programming conditions, we repeated the experiment on
109 devices and their complementary devices of the memory
array programmed, each programmed 14 times, with various
resistance values in the resistive memory, and performed a
read operation in 50ns with an on-chip PCSA. Fig. 5 shows,
for each couple of resistance value RBL and RBLb if the read
operation was converged with Q = VDD (blue), meaning a
weight of 1, converged with Q = 0 (red), meaning a weight of
Fig. 4. Two devices have been programmed in four distinct programming
conditions, presented in (a), and measured using an onchip sense amplifier.
(b) Proportion of read operations that have converged in 50ns, over 100 trials.
Fig. 5. For 109 device pairs programmed with multiple RBL/RBLb
configuration, value of the synaptic weight measured by the onchip sense
amplifier using the strategy described in body text and 50ns reading time.
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Fig. 6. Switching time of a precharge sense amplifier, extracted from circuit
simulations using the design kit of a 130nm commercial technology, as a
function of the resistance of the BL and BLb complementary resistive memo-
ries. Simulations performed using (a) near-threshold 0.6V supply voltage and
(b) nominal 1.2V supply voltage.
−1, or not converged (grey) meaning a weight of 0. The results
confirm that LRS/HRS or HRS/LRS configurations may be
used to mean weights 1 and −1, and HRS/HRS for weight
0. Relatively high values of the HRS should be targeted: the
separation between the 1 (or −1) and 0 regions is not strict,
and for intermediate resistance values we see that the read
operation may or may not converge in 50ns.
Extensive circuit simulations in the 130nm technology of
our test chip allow to evaluate this behavior in the general
case. Fig. 6 shows the switching time of the PCSA as a
function of the resistance of the two resistive memories BL and
BLb, with nominal supply voltage (1.2V) and near-threshold
supply voltage (0.6V). We see that for both supply voltages,
the HRS/HRS configuration leads to longer switching times.
In our technology, HRS states are typically characterized by
resistances above 100kΩ. We see that the operation in near-
threshold exhibits a larger area of HRS/HRS values with a
switching time above 70ns, corresponding to a 0 state. This
implies a more robust detection of the 0 state in near threshold,
compliant with the HRS variability.
IV. NETWORK LEVEL BENEFITS OF TERNARIZATION
We now investigate the accuracy gain when using ternarized
instead of binarized networks. We trained BNN and TNN
versions of networks with VGG-type architectures [21] on the
CIFAR-10 task of image recognition, consisting in classifying
color images among ten classes. The architecture of our
networks consists of six convolutional layers with kernel size
three. The number of filters at the first layer is called N and is
multiplied by two every two layers. Maximum-value pooling
with kernel size two is used every two layers and batch-
normalization [22] every layer. The classifier consists of one
hidden layer of 512 units. For the TNN, the activation function
has a threshold ∆ = 5 · 10−2 (as defined in section II).
BNNs were trained following the methodology described in
the Appendix of [23] and adapted from [3]. TNNs were
trained with the methodology introduced in [2]. The training is
performed using AdamW optimizer [24], [25] with minibatch
size 128 and learning rate schedule used in [25], [26], resulting
in a total of 700 epochs. Data is augmented using random
horizontal flip, and random choice between cropping after
padding and random small rotations.
Fig. 7. Maximum Test Accuracy reached during one training, averaged over
five runs, for BNNs and TNNs with various model sizes on the CIFAR-10
dataset. Error bar is one standard deviation.
Fig. 8. Impact of Bit Error Rate on the Test Accuracy at inference time for
model size N = 100 TNN and BNN. Type 1 errors are sign switches (e.g.
+1 mistaken for −1) and Type 2 errors are 0 mistaken for +1 or −1, or −1
and +1 mistaken for 0.
Fig. 7 shows the maximum test accuracies for different
sizes of the model. TNNs always outperform BNNs with the
same model size (and same number of synapses). The largest
difference is seen for smaller model size, but a significant gap
remains even for large models. Besides, the difference in the
number of parameters required to reach a given accuracy for
TNNs and BNNs increases with higher accuracies. There is
therefore a clear advantage to use TNNs instead of BNNs.
We then investigate the impact of bit errors in BNNs and
TNNs to see if the advantage provided by TNNs remains
when errors are taken into account. Two types of errors are
investigated: Type 1 errors are sign switches, while Type 2
errors are only defined for TNNs and correspond to 0 mistaken
for +1 or −1, and +1 or −1 mistaken for 0. Type 1 errors are
less likely than type 2 errors thanks to the differential reading
scheme 2T2R, as seen in Fig. 5. Fig. 8 shows the impact of
errors in the test accuracy for different values of the Bit error
rate, averaged over five runs. Though Type 2 errors are more
likely to occur with TNNs, their effect is not as serious as
Type 1 errors as the drop in accuracy for Type 2 errors occurs
for bit error rates one order of magnitude higher than for Type
1 errors. Therefore TNNs still outperform BNNs when device
imperfections are included.
V. CONCLUSION
In this work, we revisited a differential compute in-memory
architecture for BNNs. We showed experimentally on a hybrid
CMOS/RRAM chip, and by circuit simulation that, its sense
amplifier is able to differentiate not only the LRS/HRS and
HRS/LRS states, but also the HRS/HRS states. This allows the
architecture to store ternary weights, and to provide a building
block for TNNs. We showed by neural network simulation on
the CIFAR-10 tasks the benefits of using ternary instead of
binary networks, and the high resilience of TNNs to weights
errors. As this behavior is magnified in the slow but low power
near-threshold operation regime, our approach specially targets
extremely energy-conscious applications such as uses within
wireless sensors or medical applications. This work opens the
way for increasing the edge intelligence in such contexts, and
also highlights that near-threshold operations of circuits may
sometimes provide opportunities for new functionalities.
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